

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Albert Ren-Rui Wang et al.	Atty. Docket No. 083818-0261848 TEN-005(U)
Serial No. 09/506,502 Filed: February 17, 2000	Examiner: Thuan V. Do Art Unit: 2825
For: <b>AUTOMATED PROCESSOR GENERATION SYSTEM FOR DESIGNING A CONFIGURABLE PROCESSOR AND METHOD FOR THE SAME</b>	<p><i>CERTIFICATE OF MAILING</i></p> <p><i>I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on November 12, 2003</i></p> <p>Signed <i>Deanna Costen</i> Deanna Costen</p>

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Attached is Form PTO-1449 listing the enclosed.

This Information Disclosure Statement (“IDS”) is being filed after the first office action and more than three months after the application's filing date or PCT national stage date of entry filing but, as far as is known to the undersigned, prior to the mailing date of either a final rejection or a notice of allowance, whichever occurs first.


CHARGE STATEMENT : The Commissioner is hereby authorized to charge the fee of \$180 set forth in 37 CFR § 1.17(p) and any missing or insufficient fees required relative to this IDS, and to credit any overpayment, to our Deposit Account 03-3975/Order No. 083818-0261848, for which purpose a duplicate copy of this sheet is enclosed.

This IDS is intended to be in full compliance with the rules, but should the Examiner find any part of its required content to have been omitted, prompt notice to that effect is earnestly solicited, along with additional time under Rule 97(f), to enable Applicant to comply fully.

RECEIVED  
NOV 21 2003  
TECHNICAL CENTER 2800

Consideration of the foregoing and enclosures plus the return of a copy of the enclosed Form PTO-1449 with the Examiner's initials in the left column per MPEP 609 are earnestly solicited along with an early action on the merits.


Respectfully submitted  
PILLSBURY WINTHROP LLP

By   
Mark J. Danielson, Reg. No. 40,580

November 12, 2003

2550 Hanover Street  
Palo Alto, CA 94304-1115  
Tel: 650-233-4777  
Fax: 650-233-4545

FORM PTO-1449 (modified)  
 To: U.S. Department of Commerce  
 (PW FORM PAT-1449)  
 Patent and Trademark Office



**INFORMATION DISCLOSURE STATEMENT  
BY APPLICANT**

Date: November 12, 2003

Page **1** of **2**

**U.S. PATENT DOCUMENTS**

Examiner's Initials*	Document Number	Date MM/YYYY	Name (Family Name of First Inventor)	Class	Sub Class	Filing Date (if appropriate)
AR	5,544,067	08/06/96	Rostoker et al.	364	489	
BR	5,555,201	09/10/96	Dangelo et al.	364	489	
CR	5,572,437	11/05/96	Rostoker et al.	364	489	
DR	5,623,418	04/22/97	Rostoker et al.	364	489	
ER	5,801,958	09/01/98	Dangelo et al.	364	489	
FR	5,867,399	02/02/99	Rostoker et al.	364	489	
GR	5,933,356	08/03/99	Rostoker et al.	364	489	
HR	5,889,990	03/30/99	Coleman et al.	395	682	
IR	6,230,307	05/08/01	Davis et al.	716	16	
JR	6,075,938	06/13/00	Bugnion et al.	395	500.48	
KR	6,321,323	11/20/01	Nugroho et al.	712	34	
LR	5,748,979	05/05/98	Trimberger	395	800.37	
MR	6,078,736	06/20/00	Guccione	395	500.17	
NR	6,295,571	09/25/01	Scardamalia et al.	710	129	

**FOREIGN PATENT DOCUMENTS**

	Document Number	Date MM/YYYY	Country	Inventor Name	English Abstract		Translation Readily Available	
					Enclosed	No	Enclose	No
OR	EP 0 772 140	05/07/97	Europe	Van Rompaey et al.				
PR								
QR								

**OTHER (Including in this order Author, Title, Periodical Name, Date, Pertinent Pages, etc.)**


RR	Lecarme et al., <i>Software Portability</i> , © 1996 McGraw-Hill, Inc.			
SR	Singh et al., "Accelerating Adobe Photoshop with Reconfigurable Logic," <i>FPGAs for Custom Computing Machines</i> , 1998, pp 236-244, XP-010298165			
TR	Cygnus Solutions: "eCos Reference Manual - Version 1.2.1" eCos Project Documentation, 'Online! 17 May 1999, XP-002192658			
UR	Bursky, "Tool suite enables designers to craft customized embedded processors" <i>Electronic Design</i> , 8 Feb. 1999, Penton Publishing, USA 'Online! vol. 47, no. 3, XP-002192659			
VR	Stewart et al., "The Chimera II real-time operating system for advanced sensor-based control applications," <i>IEEE Transactions on Systems, Man and Cybernetics</i> , Vol. 22, Issue 6, Nov/Dec 1992, pp 1282-1295			

Examiner

Date Considered:

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449 (modified)  
 To: U.S. Department of Commerce  
 (PW FORM PAT-1449)  
 Patent and Trademark Office



**INFORMATION DISCLOSURE STATEMENT  
BY APPLICANT**

Date: November 12, 2003

Page **2** of **2**

Atty. Dkt. No.	M#	Client Ref.
	083818-0261848	TEN-005(U)
Applicant:	Albert Ren-Rui Wang et al.	
Appln. No.:	09/506,502	
Filing Date:	February 17, 2000	
Examiner:	Thuan V. Do	Group Art Unit: 2825

**U.S. PATENT DOCUMENTS**

Examiner's Initials*	Document Number	Date MM/YYYY	Name (Family Name of First Inventor)	Class	Sub Class	Filing Date (if appropriate)
WR	5,857,106	01/05/99	Barbour et al.	395	709	
XR	6,615,167	09/02/03	Devins et al.	703	28	
YR	6,496,847	12/17/02	Bugnion et al.	709	1	
ZR	6,028,996	02/22/00	Sniderman et al.	395	500.49	
AAR	5,887,169	03/23/99	Lacombe	395	681	
BBR	6,275,893	08/14/01	Bonola	710	262	
CCR	6,216,216	04/10/01	Bonola	712	28	
DDR	6,269,409	07/31/01	Solomon	709	329	
EER	5,999,730	12/07/99	Lewis	395	702	
FFR	6,052,524	04/18/00	Pauna	395	500.43	
GGR	5,995,736	11/30/99	Aleksic et al.	395	500.19	
HHR	5,613,098	03/18/97	Landau et al.	395	500	
IIR	5,748,875	05/05/98	Tzori	395	183.05	
JJR	6,006,022	12/21/99	Rhim et al.	395	500.02	
KKR	6,031,992	02/29/00	Cmelik et al.	395	705	
LLR	5,832,205	11/03/98	Kelly et al.	395	185.06	
MMR	6,415,379	07/02/02	Keppel et al.	712	209	
NNR	6,477,683	11/05/02	Killian et al.	716	1	
OOR	6,282,633	08/28/01	Killian et al.0	712	208	

**FOREIGN PATENT DOCUMENTS**

	Document Number	Date MM/YYYY	Country	Inventor Name	English Abstract		Translation Readily Available	
					Enclosed	No	Enclose	No
PPR								

**OTHER (Including in this order Author, Title, Periodical Name, Date, Pertinent Pages, etc.)**

QQR	Box, "Field programmable gate array based reconfigurable preprocessor," <i>IEEE Workshop on FPGAs for Custom Computing Machines, Proceedings</i> , 10-13 1994 pp. 40-48			
RRR	Gonzalez, "Configurable and Extensible Processor Change System Design," Tensilica, Inc., Hot Chips 1999			
SSR	"Accelerated Technology and Tensilica Alliance Provide Comprehensive Hardware and Software Solution with Nucleus PLUS Support for the Extensa Processor," February 29, 2000, Press Release at Embedded Systems Conference, Spring 2000			

Examiner

Date Considered:

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.